Previous Contents

References

[CS95]
Robert P. Colwell and Randy L. Steck. A 0.6um bicmos processor employing dynamic execution. International Solid State Circuits Conference (ISSCC), 1995.

[Del98]
Peter Dell. Die Auswirkung von Mechanismen zur out-of-order Ausführung auf den Cyclecount von RISC-Architekturen. Master's thesis, Universität des Saarlandes, FB. Informatik, 1998.

[EP97]
G. Even and W.J. Paul. On the design of IEEE compliant floating point units. In Proc. 13th IEEE Symposium on Computer Arithmetic, pages 54--63. IEEE Computer Society, 1997.

[Ger98]
Nikolaus D. Gerteis. Die Auswirkung von Mechanismen für die präzise Interruptbehandlung auf den Cyclecount von RISC-Prozessoren. Master's thesis, Universität des Saarlandes, Fachbereich 14 Informatik, 1998.

[Grü94]
Thomas Grün. Quantitative Analyse von I/O-Architekturen. PhD thesis, Universität des Saarlandes, FB. Informatik, 1994.

[Hil99]
Mark Hillebrand. Design and Evaluation of a Superscalar RISC Processor. Master's thesis, Universität des Saarlandes, FB. Informatik, 1999. Preliminary, started in May 1998.

[HP96]
J.L. Hennessy and D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, INC., San Mateo, CA, 2nd edition, 1996.

[Ins85]
Institute of Electrical and Electronics Engineers. ANSI/IEEE standard 754--1985, IEEE Standard for Binary Floating-Point Arithmetic, 1985. For a readable account see the article by W.J. Cody et al. in the IEEE MICRO Magazine, Aug. 1984, 84--100.

[KP95]
Jörg Keller and Wolfgang J. Paul. Hardware Design --- Formaler Entwurf Digitaler Schaltungen. TEUBNER, Stuttgart, Leipzig, 1995.

[Krö97]
Daniel Kröning. http://www-wjp.cs.uni-sb.de/~kroening/tomasulo/, 1997.

[Lei98]
Holger Leister. Quantitative Analysis of Precise Interrupt Mechanism for Processors with Out-Of-Order Execution. PhD thesis, Universität des Saarlandes, Fachbereich 14 Informatik, 1998. Preliminary Version, 03/1998.

[Mot97]
PowerPC 750 RISC Microprocessor Technical Summary, 1997.

[MP95]
S.M. Müller and W.J. Paul. The Complexity of Simple Computer Architectures. Lecture Notes in Computer Science 995. Springer, 1995.

[MP98]
S.M. Müller and W.J. Paul. The Complexity of Simple Computer Architectures II, 1998. Monograph (Draft). Email: {smueller, wjp}@cs.uni-sb.de.

[Mül97a]
S.M. Müller. Vorlesung Rechnerarchitektur II WS 96/97, Universität des Saarlandes, Fachbereich 14 Informatik, 1997.

[Mül97b]
S.M. Müller. Complexity and correctness of computer architectures. In Proc. 4th Workshop on Parallel Systems and Algorithms (PASA'96), pages 125--146. World Scientific Publishing, 1997.

[PS98]
W.J. Paul and P.-M. Seidel. On the complexity of Booth recoding. In Proc. 3rd Conference on Real Numbers and Computers (RNC3), 1998.

[SP88]
J.E. Smith and A.R. Pleszkun. Implementing precise interrupts in pipelined processors. IEEE Transactions on Computers, 37(5):562--573, 1988.

[Tom67]
R.M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. In IBM Journal of Research and Development, volume 11 (1), pages 25--33. IBM, 1967.

Previous Contents