Formal Techniques for Effective Co-verification of Hardware/Software Co-designs

Rajdeep Mukherjee  
University of Oxford  
rajdeep.mukherjee@cs.ox.ac.uk

Raphael Polig  
IBM Research, Zurich  
pol@zurich.ibm.com

Mitra Purandare  
IBM Research, Zurich  
mpu@zurich.ibm.com

Daniel Kroening  
University of Oxford  
kroening@cs.ox.ac.uk

ABSTRACT
Verification is indispensable for building reliable of hardware/software co-designs. However, the scope of formal methods in this domain is limited. This is attributed to the lack of unified property specification languages, the semantic gap between hardware and software components, and the lack of verifiers that support both C and Verilog/VHDL. To address these limitations, we present an approach that uses a bounded co-verification tool, HW-CBMC, for formally validating hardware/software co-designs written in Verilog and C. Properties are expressed in C enriched with special-purpose primitives that capture temporal correlation between hardware and software events. We present an industrial case-study, proving bounded safety properties as well as discovering critical co-design bugs on a large and complex text analytics FPGA accelerator from IBM.

Keywords
HW/SW Co-verification, Firmware, Verilog, Text Accelerator Co-design, SAT/SMT Solver, Symbolic Execution

1. INTRODUCTION
The ever-increasing complexity of SoCs and tighter integration of hardware (HW) and software (SW) components makes a strong case for formal co-verification techniques. Correct functionality of the co-design requires verification of not only the individual HW and SW components but also their complex interplay. The challenges in co-verification are manifold: 1) lack of means to specify properties over the co-design, 2) the semantic gap between the synchronous clock-driven HW and the asynchronous event-driven SW, and 3) lack of co-verification tools that support co-designs, which are typically written in a combination of C and Verilog/VHDL.

A key to building an effective co-verification tool is to translate the HW and SW models to a common representation with formal semantics, which we call co-verification model, enabling specification of system-level properties across HW/SW boundaries. The co-verification model must be able to exploit the expressivity of the underlying reasoning engines: a joint bit-level model is easy to construct but is an ill-fit for word-level Satisfiability Modulo Theory (SMT) solvers. In this paper, we perform symbolic execution of the HW and SW in tandem to generate the co-verification model. We can synthesize either a bit-level netlist (represented as And-Inverter Graph) or word-level netlist (represented in a format that resembles the SMT-LIB standard) from the HW given in RTL Verilog. Similarly, the SW, given in C, is automatically translated into a Static Single Assignment (SSA) form. A monolithic verification condition is generated from these two models, which is then solved using a satisfiability (SAT) or SMT solver. A co-design property is specified in C with the support of a special primitive, called next_timeframe(), which can express temporal correlation between HW and SW events. Our co-design properties are expressive, amenable to verification reuse and can be readily used in assertion-based verification. Additionally, our tool also supports a subset of the IEEE Property Specification Language (PSL), which formally captures design intent for HW given in Verilog RTL.

Our technique is embodied in our HW/SW co-verification tool, HW-CBMC [7]. HW-CBMC performs bounded model checking of reachability properties of HW/SW co-designs. The HW/SW co-designs can be specified in Verilog RTL and C, respectively.

We report an industrial application of HW-CBMC on the Text Analytics FPGA Accelerator (TAA) co-design [14, 13]. Text analytics is key in big data analytics. Heterogeneous computing platforms involving CPU and FPGA are popular in big data analytics. However, verification of such platforms has received little attention. The TAA, as illustrated in Figure 1, is an FPGA-based streaming text analyzer, shown to increase the throughput of the information extraction system called SystemT [13]. The TAA is a co-design in which the SW sends documents or streams of data packets to the FPGA for analysis and reacts to the response of the HW. The FPGA processes text analytics queries, which mostly consist of regular expression matching. The HW in the TAA is a Verilog RTL implementation and the SW is written in C. Formally verifying the TAA co-design poses a challenge mainly due to the semantic gap between the FPGA accelerator and the SW, the lack of co-specification, the interleaving state-space of the HW and SW threads, and the sheer complexity of the whole system.

Contribution: Our contributions are three-fold:

1. We present an automatic, bounded HW/SW co-verification tool HW-CBMC, which formally validates co-designs written in Verilog RTL and C, respectively.

2. A unified property specification framework for HW/SW co-verification is presented. The framework allows specification of properties over hardware and software events and their
co-verification. The number of interleavings between the SW and HW threads can be extremely large, which may become a bottleneck in the verification process. We formalize the communication between HW and SW using transactions. Transactions allow us to decompose the HW/SW interleaving state-space into easily verifiable service-level [1] interactions, thereby reducing the number of interleavings.

**Software Transaction.**
A Software Transaction (ST) is an untimed state machine with a unique start state and an unique end state. Transitions in ST may be guarded with a quantifier free predicates over SW variables or HW port signals. If the guard evaluates to TRUE, it may perform some action, which may be read/write into shared memory or cacheline or HW ports. If the guard is not specified, it is assumed to be TRUE. ST is often manifested as control-flow paths in the SW. An execution of ST, also called a SW transaction instance, is a simple path from start state to end state. Repeated execution of ST can happen only in a sequential manner.

**Hardware Transaction.**
Consider a HW RTL design with a inputs \( I \), outputs \( O \), wires \( W \) and a set of state elements such as Registers \( R \). RTL designs also support memory elements which is a sequence of registers. Note that \( I \subseteq \{ W \} \) and \( O \subseteq \{ R \} \cup \{ W \} \). All state elements are fixed-width unsigned integers. An update of RTL design changes the values of \( \{ R \} \) and \( \{ W \} \).

**Definition 1.** A transaction step \( \phi \) is defined by a pair \( \phi \equiv (\Gamma_0, \Delta_0) \). Here, \( \Gamma_0 \equiv \{ \alpha_1, \alpha_2, \ldots, \alpha_m \} \) is a set of updates to state elements such as \( \{ R \} \) where \( \alpha_i \) is an update at the i-th transaction step. Whereas, \( \Delta_0 \equiv \{ \beta_1, \beta_2, \ldots, \beta_n \} \) is a set of combinational updates to \( \{ W \} \), where \( \beta_j \) is an update at the j-th transaction step.

**Definition 2.** A Hardware Transaction \( HT = (V, \Sigma, \rightarrow, init, comp) \) is a labelled transition system, where \( V \) is a set of transaction steps \( \phi \) with a unique source vertex, init \( \in V \), and a unique sink vertex, comp \( \in V \), \( \Sigma \subseteq 2^G \) is a set of labels where \( G \) is a set of quantifier free Boolean predicates over \( \alpha_i \) and \( \beta_j \) and \( \rightarrow \subseteq V \times \Sigma \times V \) is a set of labelled transitions.

Each execution of \( HT \) is a non-empty sequence of transaction steps where each transaction step happens in a single clock. The first step is called initiation event (init). Assuming the duration of \( HT \) is finite, there must exist some distinguishable last completion event (comp). After a transaction step \( \phi \) is executed, the set of state
update in $\Gamma_0$ and combinational updates in $\Delta_0$ is carried out and the value of Boolean predicates in $G$ is evaluated to determine the next step $\varphi_{next}$, that is, a predicate over $H \in \Delta_0$ and $i_0 \in \Gamma_0$ enables a transaction step. This process continues until $\mathcal{H}T$ reaches the $comp$ state. Closest to our notion of $\mathcal{H}T$ is the micro-architecture-level transaction by Mahajan et al. [10].

Figure 3 presents a fragment of $\mathcal{H}T$ corresponding to a RTL block of TAA design. Let us consider a possible execution of $\mathcal{H}T$. $(init \rightarrow t_1 \rightarrow t_2 \rightarrow t_6 \rightarrow comp)$. At $init$, the SW sets the RTL input signal, $(rst_{st} = 0)$, based on which the execution in $\mathcal{H}T$ follows the edge to $t_1$. At $t_1$, a combinational update $\beta_1$ is performed which updates $cs$ based on HW input signals, $cy_j$, $sb_j$, $adr_j$ and $we_j$. Assuming that $(cs \& we_j)$ holds true, the execution proceeds to step $t_2$ which performs some combinational updates $(\beta_2, \beta_3)$ based on the values in $adr_j$. The next step is determined by the predicates over $\beta_2, \beta_3$ and $\beta_4$. Assuming that $\beta_2$ holds true, the execution proceeds to $t_6$. During the execution of $t_6$, three state update (dur$_{no},$ rt$_{s}$, loopback) and two combinational updates $(\beta_5, \beta_6)$ are performed. After $t_6$, $\mathcal{H}T$ leads to $comp$ and the transaction finishes its execution. The labels in the edges corresponds to the Boolean predicates $G$ computed over elements in $\Gamma_0$ and $\Delta_0$. The blue arrows point to the state updates or combinational updates at a particular transaction step $\varphi$.

We must emphasize that a single transaction instance in $S'T$ may trigger sequence of transaction steps in $\mathcal{H}T$ that spans several clock cycles as is evident from this example.

**Producer-consumer Interaction.**

An interaction is said to exhibit producer-consumer interaction pattern if (1) the set of variables $V$ written by the execution of $S'T$ and and the set of variables $V'$ written by the execution of $\mathcal{H}T$ are disjoint ($V \cap V' = \emptyset$), (2) and the executions of $S'T$ and $\mathcal{H}T$ consumes values in $V$ and $V'$, respectively.

The TAA co-design exhibits a producer-consumer relationship in which the SW and HW transactions never write to the same virtual memory space at the same time. When $S'T$ writes to a shared address space, $\mathcal{H}T$ reads from that shared space. Similarly, when $\mathcal{H}T$ updates a shared memory or a cacheline, $S'T$ consumes the data from that shared space. We also observed similar producer-consumer interaction patterns in other co-designs, such as coherent FFT coprocessor [4].

### 2.4 Property Specification for Co-verification

The lack of unified property specification language has been a major bottleneck for the application of formal techniques for effective co-verification. To address this challenge, HW-CBMC supports a unified property specification in C with special primitives that allow verification engineers to write temporal assertions over both HW and SW events. Closest to our unified property specification for co-verification is the language $\times$PSL [17] proposed by Xie et al., which is the extension of IEEE PSL. Additionally, HW-CBMC also supports a subset of IEEE PSL that includes immediate and concurrent assertions except sequences. In this paper, we classify co-design properties into two classes – transaction-level property and component-level property.

**Transaction-level Property.**

A Transaction-level property ($\psi_T$) formally captures the design intent of the interaction between a $S'T$ and $\mathcal{H}T$, that is, it is defined at the transaction boundaries. Thus, a transaction-level property follows implication structure – the antecedent of the implication is an event in $S'T$ or $\mathcal{H}T$ and the consequent is an event in $\mathcal{H}T$ or $S'T$ respectively. An event in $S'T$ may be a function call or an update to program variables. Similarly, an event in $\mathcal{H}T$ corresponds to an update of combinational or sequential elements. Figure 4 presents some examples of transaction-level properties for the TAA co-design. Note that the HW events are in marked bold to distinguish it from SW events. The properties in figure 4 capture different segments of the waveform in Figure 5. For example, property P1.1 and P2.1 corresponds to the segment W1 and W2 respectively.

A SW event may trigger a sequence of transaction steps in a HW. This is handled by writing monitors (in C) which keeps track of the number of clock cycles elapsed between the two events. For example, consider the property P3.2 shown in Figure 4. When afu$_{ta}$ Clear (halt) has done a MMIO write, the HW signals halt and hw_rslt_ea is set to LOW and A0 respectively in the next cycle. HW-CBMC provides a next_timeframe() primitive to keep track of the HW clock. Thus, whenever the SW event, afu$_{ta}$ Clear (halt), is successfully complete, the monitor calls a next_timeframe() before asserting the resultant HW signals (halt, hw_rslt_ea).

**Component-level Property.**

A component-level property ($\psi_C$) is defined purely at the level of individual components of a co-design system. Recall that a
A component-level property captures the design intent of a component in terms of its input/output behaviors. This type of property is useful in a co-design environment for verifying individual components. Note that unlike the structure of \( \psi \), which requires the antecedent or consequent to be a HW or SW event, \( \psi \) only contains signals (ports) or variables of a particular component. Figure 5 presents some examples of component-level properties for the accelerator core unit. The properties are expressed as monitors (in C) as shown on the right side of Figure 5. The equivalent System Verilog Assertion (SVA) are shown on the left side of Figure 5.

<table>
<thead>
<tr>
<th>System Verilog Assertions</th>
<th>Monitor (in C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \text{P1.2: assert property} )</td>
<td>( \text{init} ) ( \text{monitor_P1.2()} )</td>
</tr>
<tr>
<td>( (@ \text{posedge clk}) ) ( \text{mm_ack == 1} \rightarrow )</td>
<td>( \text{assert('} \text{mm_ack} \text{'</td>
</tr>
<tr>
<td>( \text{mm_valid == 1 &amp;&amp;} )</td>
<td>( \text{next_timeframe();})</td>
</tr>
<tr>
<td>( #2 \text{ job_submit == 1} ) );</td>
<td>( \text{assert(job_submit);})</td>
</tr>
<tr>
<td>( \text{P2.1: assert property} )</td>
<td>( \text{int} ) ( \text{monitor_P2.1()} )</td>
</tr>
<tr>
<td>( (@ \text{posedge clk}) ) ( \text{ctrl_state == 1} ) ( &amp; &amp; \text{get_v} ) ( &amp; &amp; \text{get_r} ) ( \rightarrow #1 ) ( \text{ctrl_state == 2} ) ; )</td>
<td>( \text{if(} \text{ctrl_state==1 &amp;&amp; get_v &amp;&amp; get_r} \text{)} )</td>
</tr>
<tr>
<td>( \text{P2.2: assert property} )</td>
<td>( \text{next_timeframe();})</td>
</tr>
<tr>
<td>( (@ \text{posedge clk}) ) ( \text{get_data_v} \rightarrow )</td>
<td>( \text{assert(c} \text{trl_state == 2);})</td>
</tr>
<tr>
<td>( #2 ) ( \text{ctrl_state == 3} ) ; )</td>
<td>( \text{)})</td>
</tr>
</tbody>
</table>

Figure 5: Component-level property (in SVA) as monitor (in C)

### 3. EXPERIMENTAL RESULTS

We report experimental results for HW/SW co-verification of the proprietary Text Analytics FPGA Accelerator co-design using our tool HW-CBMC. All our experiments were performed on an Intel® Xeon 3.40 GHz machine with 32 GB RAM. All times and memory consumption are reported in seconds and Megabytes respectively.

**State-of-the-art Co-verification tools**: Building automated co-verification tools has received little attention in the past. We are not aware of any automated formal co-verification tool that can readily accept co-designs written in C and Verilog RTL. In this paper, we present HW-CBMC to address this gap.

#### 3.1 Case Study: Text Analytics FPGA Accelerator Co-design

Figure 1 illustrates the overall architecture of TAA co-design. It consists of a core component (dotted outline), which is responsible for the communication with the SW and is the key HW component to be verified. The core uses an IP block for the POWER Service Layer (PSL) to implement the CAPI protocol. The PSL is black boxed and assumed to operate correctly. On the other side, the core uses the Query Core (QC) to process the input data and generate results.

The QC is a custom IP block that is different for every defined query. The correctness of the results from the QC is verified in a separate step. Our co-verification effort focuses on the communication between the core and the SW. For this purpose, the QC is replaced by a greybox, which implements the communication protocol and generates a predefined number of random results that need to be written back to memory.

The TAA consists of 15879 registers, 8886 ALUTs (Adaptive LUT) and two memory blocks on the FPGA, each of 16 Kb each. The design statistics are obtained by synthesis for an Altera Stratix V FPGA.

The TAA leverages the Coherent Accelerator-Processor Interface (CAPI) [16], enabling the accelerator to operate in the virtual memory space of a process just like a SW thread on the CPU. Because the accelerator operates on memory regions shared with the SW, similar mechanisms have to be implemented to avoid both SW and HW accessing the same data at the same time. Thus, verification of the access control mechanism is needed to prevent data corruption, data loss, or faulty executions.

Figure 6 illustrates the various data structures accessed by the SW process and the accelerator. Furthermore, the SW can push small amounts of data (up to 64 bits) via memory-mapped I/O operations (MMIO) to the accelerator. All the data structures are grouped into a structure called work element descriptor (WED). The SW prepares the WEDs. The WED holds a status field, which is used to notify the SW if the accelerator has completed processing or requires help. The input buffers are only read by the accelerator and results are written into a HW results buffer. This buffer has a fixed size, which is also stored in the WED. As the number of results cannot be determined beforehand, the accelerator fills this buffer until it is full. The SW can then fetch the results from the HW buffer and put them into a final result buffer, which can re-size if required. The text analytics FPGA accelerator interacts with a SW that sends documents or streams of data packets to the FPGA for analysis. The left-hand side of Fig. 8 gives a simplified code-snipet of the SW that implements the orchestration strategy for interacting with the FPGA. The interface functions, given on the right-hand side, of Fig. 8, are the lowest level of implementation that accesses the HW ports. The access to the HW ports is done through a global structure, \( \text{afu_taa_core} \), which contains all the input/output ports of the top-level RTL module of text analytics accelerator. The SW transactions are highlighted in red, followed by calls to monitors (marked in blue), that checks the validity of a transaction.

Table 1 presents the detailed results for HW/SW co-verification of the text analytics co-design. Figure 4 and Figure 5 gives the
properties under verification. Column [1-12] in Table 1 report the property id, type of property, the bound up to which the HW transition system is unwound, the unwind depth for the SW, number of SAT clauses, number of variables, the verification result (safe or unsafe), the source of the bug (HW or SW or Interface logic) if unsafe, and the total verification run time and memory consumption for bit-level and word-level backend solvers, respectively. Note that the value of bound must be greater or equal to the number of next_timeframe() calls. The unwind depth is determined by the highest bound among all bounded loops in the SW.

Bit-level versus Word-level Verification: HW-CBMC offers two different verification backends – 1) bit-level and 2) word-level. We configured HW-CBMC with MimiSAT-2.2.0 [3] and Z3 [2] for bit-level and word-level reasoning, respectively, for our experiments. The theories used for SMT solvers are theory of bit-vector, arrays and uninterpreted functions. Though the runtimes for both the backends are very close to each other, the bit-level backend performed marginally better than the word-level backend.

Proving bounded safety: We proved several properties of the TAA co-design. Table 1 gives runtimes for proving two transaction-level properties (P1.1, P3.1) and two component-level properties (P1.2, P2.2). The property \( p_{t1} = P_{1.1} \) in Figure 4 specifies that when the SW executes afu_ta_submit(), it performs a MMIO write to a specific offset address on the HW, thereby setting the HW signal mm_valid to HIGH. On the other hand, P1.2 and P2.2 are purely RTL properties that check the correctness of the accelerator core and controller finite state machine (FSM) respectively. Refer to waveform segment W1, W2 and W3 of Figure 7 for a pictorial illustration of \{P1.1, P1.2, P2.1, P2.2\} and \{P3.1\}.

Bug hunting: We identified four critical bugs – three transaction-level bugs (P2.3, P3.2, P3.3) and one component-level bug (P2.1). Due to the space limit, we only explain one scenario, P3.3. This bug is triggered when the FPGA accelerator attempts to read the WED data structure from the main memory. The data channel that is used for this transfer is shared between the FSM control logic and GET0 module which fetches the document data after the WED has been transferred. Thus, the HW components that control the flow control (data acknowledge) on this channel are core FSM and document GET0 module. While the FSM signals enable the registers that capture the WED, the flow control has been fully overtaken by GET0 module. In such a scenario, the dataflow would never advance because the data is never acknowledged. This scenario occurs due to a bug in the combinational logic of the shared data channel which always pass the flow control to the GET0 module. If GET0 receives backpressure from the query core it never acknowledge the read for the WED data and the entire processing is blocked. The bug is manifested in the FPGA HW with an unrolling bound of 150. The counterexample trace provided by HW-CBMC help to localize the bug and fix the orchestration strategy on the data channel.

3.2 Challenges and Experiences

We describe various challenges and experiences for formal verification of text analytics co-designs. It is worth mentioning that the simulation-based verification using a commercial simulator could not cover all possible testcases due to the large number of possible interleavings between the SW and the HW components. However, the application of the formal co-verification tool HW-CBMC automatically detected several critical bugs. Majority of these bugs are either because of the divergence of HW RTL from the behavior expected by the SW or due to a timing mismatch in the low-level SW interface that interacts with the RTL.

One of the most important tasks in our co-verification effort is to write meaningful properties that cover all possible scenarios and interleavings between the SW and the text analytics HW. A total of 23 transaction-level properties are verified for the TAA co-design. Another 15 component-level properties are verified to determine the correctness of the SW or the HW FPGA accelerator in a stand alone manner. The maximum time taken for verifying each property is approximately 15 minutes. Due to the space limit, we report only eight representative properties in this paper.

The subsequent task is to systematically black-box and grey-box the RTL blocks such as the POWER Service Layer that do not...
impact the verification of the text analytics engine. For scalable and effective co-verification, the HW/SW interaction behavior is analysed to decompose the complex interleaving into simple and easily verifiable interaction patterns. Recall that the TAA co-design exhibits producer-consumer relationship. This helps us to identify those events (transactions) that drive a component to a desired state. Note that such a pre-defined state is derived from the operation manual of the TAA co-design. The advantage of such decomposition is two-fold – scalability and faster bug hunting. The improved performance is mainly attributed to the fine granularity of properties that captures the design intent for shorter interaction sequence between the SW and the FPGA accelerator. In case of property failure, a counterexample trace is provided by HW-CBMC which contains the SW and HW traces that leads to the bug. The counterexample trace is analyzed to localize the source of the bug.

4. RELATED WORK

Previous work [1, 6] addresses co-verification in the presence of a Transaction Level Model (TLM) of HW. Malik et al. [1] have developed a methodology for firmware validation using a service function-based TLM that models both firmware and its interacting HW component. The work of [8, 17] concerns co-verification for the case of an RTL HW. Unified high-level HW/SW models for co-verification have been pursued in the past [9]. Notably, Monniaux [11] model HW and SW as C programs, which are formalized as pushdown systems (PDS). Li et al. [18] use Büchi Automata to model HW and a PDS to model SW to generate a unified model, called Büchi Pushdown System (BPDS). The work of [15, 5, 12] performs co-verification using abstraction techniques. To assist co-verification at a high level of abstraction, Xie et al. [17] have developed a property-specification language called xPSL, which extends IEEE PSL to temporal assertions over HW and SW events.

5. CONCLUSION

We have presented HW-CBMC, a HW/SW co-verification tool that formally validates co-designs written in C and Verilog RTL. We also presented an unified property specification framework for co-verification that can express temporal assertions over HW and SW events. To enable effective co-verification, we decompose the interleavings between HW and SW into transaction-level properties, thereby allowing faster detection and localization of bugs. We demonstrated bounded HW/SW co-verification of the text analytics FPGA accelerator co-design from IBM® using HW-CBMC. We proved several complex properties of the text analytics co-design. We found several critical co-design bugs using our tool in less than 15 minutes. There are several further directions to explore. In future, we plan to extend the applicability of our verification methodology to other industrial co-designs. An interesting direction is to explore other decomposition techniques to reduce the size of the BMC formula. Another possible direction is to explore unbounded proof techniques in HW/SW co-verification.

6. REFERENCES